<?xml version="1.0" encoding="UTF-8" standalone="yes"?><?xml-stylesheet type="text/xsl" href="/oai-pmh-repository/static/oai2.xsl"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
    <responseDate>2026-10-15T14:28:25Z</responseDate>
    <request verb="GetRecord" identifier="oai:data.mendeley.com/53ftv63746.1" metadataPrefix="oai_dc">https://data.mendeley.com/oai</request>
    <GetRecord>
        <record>
            <header>
                <identifier>oai:data.mendeley.com/53ftv63746.1</identifier>
                <datestamp>2026-09-14T08:58:19Z</datestamp>
            </header>
            <metadata><oai_dc:dc xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
    <dc:creator>Dargar, Shashi Kant</dc:creator>
    <dc:title>Electro-thermal simulation data for inter-tier heat coupling and service-time degradation in stacked BEOL IGZO transistors</dc:title>
    <dc:publisher>Mendeley Data</dc:publisher>
    <dc:description>This dataset supports a simulation study of how heat from an active transistor in one tier of a monolithic three-dimensional stack affects the reliability of a transistor in the tier below it. The device modelled is a back-end-of-line indium-gallium-zinc-oxide (IGZO) thin-film transistor with an 80 nm channel length, a 2.2 nm channel and a 6 nm HfO2 gate dielectric, placed in a two-tier stack separated by a SiO2 interlayer of 100 to 300 nm, matching interlayer thicknesses reported for fabricated two- and three-tier IGZO stacks.

The coupled lattice-temperature and drift-diffusion problem was solved in Synopsys Sentaurus TCAD under two thermal boundary conditions: a substrate-referenced case in which the gate and source/drain lines reach the substrate through a via resistance, and a package-referenced case matching the boundary used in published models of stacked oxide memory arrays. The temperature imposed on the lower tier by an active neighbour was extracted and propagated through stretched-exponential donor-generation kinetics to a bias-stress lifetime and to a capacitorless-DRAM retention model.

The data are organised in five folders. Simulation decks contains the Sentaurus structure scripts, device command files, parameter files and the Python post-processing scripts used to extract temperature profiles and fit slopes. Extracted data contains ten CSV tables holding every numerical result in the associated article: the single-device temperature rise against interlayer conductivity for four interconnect terminations; the victim channel temperature and lateral field against position with the neighbour active and idle; two-tier coupling against boundary case, interlayer thickness and conductivity; the package-referenced validation case; isothermal transfer characteristics on a grid of six temperatures and eight generated-donor densities for a deep and a shallow donor species; the threshold-voltage temperature coefficient and retention activation energy extracted from those grids; bias-stress lifetime ratios for three activation energies and two time exponents; and retention against read temperature at five service times. Figures contains the eight published figures as vector PDF and 600 dpi PNG, together with the Python scripts and the single data module that generate them, so that any figure can be reproduced without a simulator. Literature search contains nine Lens.org query exports covering 191 records across six keyword blocks, which support the novelty statement in the article. Documentation contains the full working record of the study, including simulation conditions, intermediate results, diagnostic steps and the corrections made during the work, and a map from each claim in the article to its source file.</dc:description>
    <dc:subject>Device Modeling</dc:subject>
    <dc:subject>Design for Reliability</dc:subject>
    <dc:subject>Thin-Film Transistor</dc:subject>
    <dc:contributor>Dargar, Abha </dc:contributor>
    <dc:contributor>Birla, Shilpi</dc:contributor>
    <dc:type>Dataset</dc:type>
    <dc:identifier>doi:10.17632/53ftv63746.1</dc:identifier>
    <dc:identifier>oai:data.mendeley.com/53ftv63746.1</dc:identifier>
    <dc:rights>Creative Commons Attribution 4.0 International</dc:rights>
    <dc:rights>http://creativecommons.org/licenses/by/4.0</dc:rights>
    <dc:relation>https://data.mendeley.com/datasets/53ftv63746</dc:relation>
    <dc:date>2026-09-14T08:58:19Z</dc:date>
</oai_dc:dc></metadata>
        </record>
    </GetRecord>
</OAI-PMH>
